drc

Results 1 - 4 of 4Sort Results By: Published Date | Title | Company Name
By: IBM     Published Date: May 04, 2009
Intel faces a familiar challenge: do more with less. With compute capacity growing exponentially and chip size expectation shrinking, the new 5500 series delivers on both fronts. This white paper delivers test results that show increased performance and speed along with greater efficiency.
Tags : ibm, express seller, virtualization intel, xeon, processor, 5500, bladecenter, system x, power, energy costs, hardware, cooling, (eda) applications, quad-core processors, 64-bit intel® xeon® processor, pre-silicon verification, automation, global design team and collaboration, simulation synthesis, layout versus schematic
     IBM
By: Mentor Graphics     Published Date: Sep 01, 2010
This paper will examine current methods used to eliminate waived errors at the chip level and describe a new automatable method for identifying and removing waived errors from DRC results.
Tags : mentor graphics, automated drc, violation waiver management, ip block integration, design rule checking
     Mentor Graphics
By: Mentor Graphics     Published Date: Sep 01, 2010
This paper will examine the implementation and demonstrate the benefits of eqDRC through a variety of examples comparing traditional DRC with eqDRC approaches.
Tags : mentor graphics, equation-based drc, nanometer design, design rule checks, drceqdrc
     Mentor Graphics
By: Mentor Graphics     Published Date: Oct 08, 2014
This paper reports on common layout requirements related to SERDES designs, and how HyperLynx DRC can help identify issues on PCB boards that violate these requirements.
Tags : mentor graphics, boards, serdes, pcb boards, drc
     Mentor Graphics
Search White Papers      

Add White Papers

Get your white papers featured in the insideHPC White Paper Library contact: Kevin@insideHPC.com